

DOCKET NO.: 2000-0133.00/US

APPLICATION FOR LETTERS PATENT

FOR

FLASH FLOATING GATE USING  
EPITAXIAL GROWTH

INVENTOR(S):

Kelly T. Hurley

David J. Paul, Reg. No. 34,692  
Micron Technology, Inc.  
8000 S. Federal Way  
Boise, ID 83716-9632  
(208) 368-4515

"EXPRESS MAIL" MAILING LABEL  
NUMBER EL672722931US  
DATE OF DEPOSIT July 13, 2001  
I HEREBY CERTIFY THAT THIS PAPER IS BEING  
DEPOSITED WITH THE UNITED STATES POSTAL  
SERVICE "EXPRESS MAIL POST OFFICE TO  
ADDRESSEE" SERVICE UNDER 37 C.F.R. § 1.10 ON  
THE DATE INDICATED ABOVE AND IS  
ADDRESSED TO THE COMMISSIONER FOR  
PATENTS, WASHINGTON, D.C. 20231.

*Peggy Lynn Foster*  
Signature

# FLASH FLOATING GATE USING EPITAXIAL OVERGROWTH

## Field of the Invention

[0001] This invention relates to semiconductor fabrication processing and, more particularly, to a fabrication method for forming storage cells in semiconductor devices, such as non-volatile flash memory devices.

## Background of the Invention

[0002] Non-volatile semiconductor memory devices are currently used extensively through the electronics industry. One type of non-volatile semiconductor memory devices employs the use of floating gate memory cells that are able to retain and transfer charge through a variety of mechanisms which include avalanche injection, channel injection, tunneling, etc. A flash memory device is such a semiconductor device that utilizes a floating gate memory cell. As is the case with most semiconductors being fabricated, the industry continues to push for smaller devices that contain a larger number of memory cells than each previous generation. This is also the case for the flash memory device.

[0003] In a flash memory device, fabrication of the components that make up the floating gate transistor determines the ability of the device to be programmed and retain an electrical charge as well as the ability of the device to be reprogrammed by being erased (or the removal of the electrical charge). Flash memory cells comprising floating gate transistors are laid out in such a manner that a plurality of cells forms a memory array.

[0004] A device in the programmed state, i.e., charge stored on the floating gate, represents a stored "0" and a device in the non-programmed state, i.e., no charge stored on the floating gate, represents a stored "1." Reading a device in the programmed state will cause the device to conduct heavily, while reading a device in the non-programmed state the device will not conduct. Each

0690560701

0690560701

0690560701

0690560701

0690560701

0690560701

layer, the epitaxial silicon layer and the tunnel oxide; and forming source and drain electrodes on opposing sides of the transistor gates.

#### Brief Description of the Drawings

[0009] Figure 1 is a top-down view depicting the layout of an array of flash cells, each cell utilizing a floating gate electrode using epitaxial silicon overgrowth.

[0010] Figure 2 is a cross-sectional view taken through the drain contact region (line 1-1') of Figure 1 after the definition of active areas and shallow trench isolation.

[0011] Figure 3 is a cross-sectional view following the cross-sectional view of Figure 2 taken after etching seed windows through the tunnel oxide.

[0012] Figure 4 is a cross-sectional view following the cross-sectional view of Figure 3 taken after a layer of epitaxial silicon is grown.

[0013] Figure 5 is a cross-sectional view taken through the active area (line 2-2') of Figure 1 after a layer of epitaxial silicon is grown.

[0014] Figure 6 is a cross-sectional view following the cross-sectional view of Figure 5, taken after the remaining transistor gate stack materials are formed comprising an inner-layer dielectric, a polysilicon layer and a polycide layer.

[0015] Figure 7 is a cross-sectional view following the cross-sectional view of Figure 6, taken after the transistor gate stack materials are patterned to form the transistor gate.

[0016] Figure 8 is a cross-sectional view following the cross-sectional view of Figure 7, taken after a source/drain conductive ion implant.

[0017] Figure 9 is a cross-sectional view following the cross-sectional view of Figure 8, showing a completed flash cell including a drain electrode contact plug and isolation material covering the flash cell.

#### Detailed Description of the Invention

[0018] Exemplary implementations of the present invention directed to processes for fabricating a floating gate memory device are depicted in Figures 1-9.

[0019] Referring now to the top-down view of Figure 1, a layout of the flash cell on wafer substrate 10 is presented. Active areas 11 define the location of a source region 82 and a drain and channel region of the floating gate devices to be formed. Shallow trench isolation 21 provides isolation between neighboring gate devices. Wordlines 62, 63 run horizontally and overlie the floating gates 41. Floating gates 41 span between the source and drains of each floating gate device that reside in the confines of active areas 11. Drain contacts 92 make contact to underlying drains.

[0020] Figure 2 is a cross-sectional view of Figure 1 taken through the drain contact region of the flash cell (line 1-1'). Referring now to Figure 2, shallow trench isolation 21 have been formed into substrate 10. Tunnel oxide 22 has also been formed overlying substrate 10. The location of yet to be formed drain contacts 23 is also shown.

[0021] Referring now to Figure 3, photoresist material 31 is patterned and etched to create seed window openings 32 through tunnel oxide 22. Seed window openings 32 expose underlying silicon substrate 10.

[0022] Referring now to Figure 4, a silicon epitaxial layer 41 is grown over shallow trench isolation 21 and tunnel oxide 22. The growth of silicon epitaxial layer 41 is accomplished by several methods. One method uses the exposed underlying silicon as silicon seed to during the deposition epitaxial silicon. Another method utilizes a process known as solid phase epitaxy (SPE)

of a deposited amorphous silicon layer. Both methods are well known to those skilled in the art. Other epitaxial overgrowth processes known to one skilled in the art may be used as well.

[0023] Regardless of the method used to form the epitaxial material, the silicon epitaxial layer 41 will become a key element of the flash memory device of the present invention as discussed later. Whether it be a silicon epitaxial layer, a solid phase epitaxy deposited amorphous silicon layer, or any other epitaxial silicon layer deposited by epitaxial overgrowth, layer 41 can be conductively doped by insitu doping or by ion implanting.

[0024] Also shown in Figure 4 are the non-epitaxial regions 42 that in essence are the boundaries between the epitaxial overgrowth. Non-epitaxial regions 42 will be removed during the transistor gate pattern and etch and silicon seed openings 32 will be removed during the drain contact etch. Thus, neither non-epitaxial regions 42 or and silicon seed openings 32 will be part of the final cell structure.

[0025] Figure 5 is a cross-sectional view taken through the active area of a flash cell and follows the view taken through line 2-2'. Figure 5 shows tunnel oxide 22 and seed windows 32 overlaid with epitaxial overgrowth 41. Also shown are future source region 51 spanning across non-epitaxial region 42 and future location of the floating gate, which will underlie the word line.

[0026] Figure 6 depicts the results after various materials have been deposited to form the transistor gate stack for each floating gate device. The transistor gate stack comprises tunnel oxide 22, epitaxial silicon floating gate material 41, an inter-dielectric layer (such as an oxide/nitride/oxide stack) 61 and polysilicon wordline material 62, which is typically capped with tungsten silicide 63 (both layers combined are defined as polycide) and an oxide or nitride capping layer 64.

[0027] Referring now to Figure 7, photoresist 71 is patterned and an etch is performed to create the final transistor gate stack 72 for a floating gate device.

[0028] Referring now to Figure 8, photoresist 80 is patterned and etch to allow a subsequent phosphorous and/or arsenic source implant to be performed to form self-aligned source region 82. The phosphorus and/or arsenic source implant creates a source region that directly aligns itself to the transistor gate, thus the term self-aligned source. Next, photoresist 80 is stripped and a blanket arsenic source/drain implant is performed to simultaneously form drain regions 81 and to provide a deeper self-aligned source region 82.

[0029] Figure 9 shows a completed flash memory cell, where the transistor gate is covered with isolation material, such as borophosphosilicate glass (BPSG) 91. Drain contacts 92 have been formed into the BPSG material 64.

[0030] The presence of an epitaxial silicon floating gate provides significant advantages for the operation of the floating gate device. Due to the grain-less nature of epitaxial silicon, the transfer of charge onto and removed from the floating gate is consistent across the entire surface of the floating gate. With conventional polysilicon floating gates, charge transfer tends to be enhanced at the polysilicon grain boundaries resulting in enhanced tunneling and thus the charge transfer is not consistently distributed across the entire floating gate.

[0031] Enhanced tunneling at the polysilicon grain boundaries affect the program/erase uniformity of the device as well as the speed, cycling and data retention. With the elimination of the grain boundaries in the floating gate, the device becomes dependent on only the tunnel oxide quality and thus allows a more controlled program and erase function, as well as enhanced data retention, speed and cycling endurance.

[0032] As demonstrated by the teachings of the present invention, an epitaxial silicon floating gate can be effectively incorporated into conventional flash memory device fabrication methods and enhance operation.

[0033] It is to be understood that although the present invention has been described with reference to several preferred embodiments, various modifications, known to those skilled in the

art, may be made to the process steps presented herein without departing from the invention as recited in the several claims appended hereto.

090554-071301  
T06T20-13550560